Abstract-High-level design aids are mandatory for design of a continuous-time delta-sigma modulator (CTDSM). This paper proposes a top-down methodology design to generate a noise transfer function (NTF) which is compensated for excess loop delay (ELD). This method is applicable to low pass loop-filter topologies. Non-ideal effects including ELD, integrator scaling issue, finite op-amp performance, clock jitter and DAC inaccuracies are explicitly represented in a behavioral simulation of a CTDSM. Mathematical modeling using MATLAB is supplemented with circuit-level simulation using Verilog-A blocks. Behavioral simulation and circuitlevel simulation using Verilog-A blocks are used to validate our approach.
I. INTRODUCTION
Continuous-time delta-sigma modulators (CTDSM) are now becoming more popular than discrete-time deltasigma modulators (DTDSM), because CTDSMs have an inherent anti-aliasing property and are more suitable for high sampling rates application than DTDSMs, which are composed of switched-capacitor circuits. Many factors need to be taken into account in designing a CTDSM, due to circuit-level non-idealities: these include active component mismatch resulting from process variation, clock jitter, excess loop delay (ELD), the limited gainbandwidth product and slew-rate of op-amps, integrator output saturation, and nonlinearity of the digital-toanalog converter (DAC).
Many mathematical models have been proposed for introducing these non-ideal effects into high-level simulations, but a number of factors to be considered makes the simulation of CTDSM very time-consuming.
Behavioral models of switched-capacitor delta-sigma modulators (DSMs) [1] are widely used for the new architectures. These models are of limited accuracy, but are capable of providing a good indication of the way in which performance will be degraded by non-idealities, and so they can help in setting design boundaries and exposing any weaknesses in an architecture. The MATLAB Simulink environment offers adequate simulation time and the possibility of modeling nonlinear effects which can added into the delta-sigma modulator structure. It is easy to compose and test the blocks required to model non-ideal effects such as clock jitter, KT/C thermal noise and op-amp non-idealities.
Many techniques have been proposed to speed up the simulation of a CTDSM. Reference [2, 3] proposed methods for the discrete-time (DT) state-space (SS) simulation of CTDSM. Using a DT state-space matrix enhances simulation speed and eliminates the need for user control of the simulation time-step and solver tolerance, allowing precise results to be achieved more rapidly. However, each non-ideality in continuous-time (CT) domain is needed to be converted as DT state-space variables for simulating in DT state-space matrix. It needs complex calculations to combine the functions generated from many different non-idealities in the same DT system matrix. These additional conversions for nonidealities increase the complexity of DT state-space matrix simulation.
In this paper, we propose a top-down design procedure for a CTDSM, which is shown in figure 1 . The procedure begins with a high-level simulation to generate a noise transfer function (NTF) which satisfies the application specifications. The NTF is generated in the z-domain, but it must be converted to the s-domain as the convolution of feedback DAC and loop-filter. After the DT-to-CT conversion, we consider the timing delay in the feedback DAC, which is known as the ELD and produces a difference between the original NTF and the converted NTF in the s-domain. We need to transform the converted NTF in order to recover the original NTF. In this procedure, an extra loop path is created in the loopfilter to compensate for the ELD effect of the NTF. The second step in our design procedure is behavioral modeling, which begins with the selection of a DSM structure. We must then estimate the effect of circuitlevel non-idealities on the modulator's performance. CT non-idealities can be modeled as simple MATLAB Simulink blocks, which are readily expandable. Behavioral modeling helps the designer to optimize the requirements of a CTDSM such as power and area. The third step in our design procedure is Verilog-A modeling. Modeling a CTDSM structure using Verilog-A blocks helps a designer compare the operation of a circuit-level CTDSM with results from the behavioral model of its structure. Problems in the schematic design usually occur when two or more analog circuit blocks are combined. These problems can be isolated by replacing Verilog-A blocks by circuit blocks. Through this procedure, the schematic design of the analog blocks can then be modified and improved.
The rest of this paper is arranged as follows: In Section II we introduce SD Toolbox high-level design flow, and discuss its drawbacks. In Section III we present our proposed high-level simulation design flow. In Section IV we discuss the major non-idealities of a CTDSM and present a behavioral model to represent them. Section V concludes the paper.
II. SD TOOLBOX DESIGN FLOW
The SD Toolbox [4] is well-established open-source library for high-level design of a DSM. The synthesizeNTF function in the toolbox generates a NTF limited by order, oversampling ratio (OSR) and out-ofband gain (OBG). However, it is only applicable to the DT domain, and so a DT NTF has to be converted to an equivalent CT NTF in order to be used in circuit-level design.
The design flow within SD Toolbox is shown in figure  2 . After generating a NTF in the DT domain, it is converted into an equivalent CT state-space matrix by the realizeNTF_ct function, and this this function arranges the CT state-space matrix mapped to an architecture. In this step, the conversion between the DT and CT domains is performed by the impulse-invariant transformation (IIT) [5] . The SD Toolbox compares the impulse response of NTF to CT state-space matrix for checking the equivalence. The CT state-space matrix is reconverted to the equivalent DT state-space matrix by the mapCtoD function. After CT-to-DT conversion, the SD Toolbox performs a dynamic scaling with the DT state-space matrix to make the system stable. The acquired scaling matrix is employed in CT state-space matrix [6] . If different methods are used for DT-to-CT conversion and CT-to-DT conversion, unexpected coefficients may well appear in the DT state-space matrix after a cycle of conversions to CT and back.
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For example, the cascade integrator feedforward (CIFF) structure of DSM is shown in figure 3 . Its original DT state-space matrix has the following form: 
After DT-to-CT-to-DT conversion by the SD Toolbox design flow, the DT state-space matrix has the following form: 
U(t) is the input signal, Y(t) is the input to the quantizer, and X new (t) is the scaled output state of the integrator.
We can also obtain a different scaling matrix S 0 from the original DT state-space matrix, which can replace S 1 in (3). After scaling, we obtain a new state-space matrix, which we can use in CT behavioral modeling to check stability and internal swing.
Power spectral density results for DT and CT behavioral modeling before and after scaling are shown in figure 4. We can see that the scaling matrixes (S 0, S 1 ) derived from the DT state-space moves the zero position of NTF, which modifies the noise-shaping of the DSM. Unfortunately, this scaling technique does not guarantee the stability of the CT state-space matrix. The SD Toolbox does not support dynamic range scaling in the CT domain. Scaling function supported by SD Toolbox is only available to determine the required scaling factor for a conventional structure such as a feedforward or feedback design. This motivates the development of new method of scaling the CT state-space matrix, which needs to be sufficiently adoptable to accommodate new DSM architectures.
III. PROPOSED DESIGN FLOW
The proposed high-level design flow is shown in figure 5 . A NTF is determined in the DT domain by the NTF generation function in the SD Toolbox, and then converted to the CT domain using an IIT. We then perform the ELD compensation in s-domain [8] . ELD causes the feedback DAC pulse to be shifted into the next clock cycle, as shown in figure 6 . This changes both the noise and signal transfer function (NTF & STF), increasing in-band noise and reducing the maximum stable amplitude. The ELD compensation modifies the NTF to eliminate the effect of ELD. The common ELD compensation for loop-filter is performed in the zdomain, but it involves cumbersome algebra [9] .
The procedure of ELD compensation is well depicted in figure 7. In figure 7(a), ELD can also be represented by the function exp(-sτ) in the s-domain. In figure 7 (b), ELD in the feedback path can theoretically be cancelled by multiplying the loop-filter transfer function H(s) and exp(sτ). This reshapes the NTF, but it also damages the STF by increasing out-of-band peaking. The out-of-band signal compromises operation of the DSM, although this might not be important if the DSM has an OSR above 32. STF peaking issue also leads to an in-band distortion. It becomes apparent during an in-band multi-tone test. To solve this problem, it is essential to cancel out the variable K 0 in loop-filter, which causes the STF peaking.
Assuming that our CTDSM employs a non-return-tozero (NRZ) DAC, we can derive a transfer function H(s) for the loop-filter shown in figure 8: Using the Taylor expansion on (5): 1  1   2 2  2  2  2  2   2 2  3 3  3  3  3  3 2 2
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We can express the equation, which applies the rearranged coefficients transformed by ELD effect:
where K 0 is the input feedforward path corresponding to ELD compensation, and K 1 ' to K n ' are the coefficients transformed by exp(sτ). In figure 7 (c), input feedforward component (K 0 ) is cancelled out in the loop-filter. In Fig  7(d) , adding the new compensation path (-K 0 ) in front of the quantizer restores the NTF without out-of-band peaking in STF. Figure 9 shows the STF transformation by ELD and ELD compensation. The modified STF (STF B ), which is transformed to compensate the ELD effect, contains the input feedforward path to increase the out-of-band peaking. Eliminating the input feedforward factor in STF B (STF D ) helps to recover the original STF. ELD compensation performed by inserting a coefficient in front of the quantizer helps to restore the NTF and STF without changing the loop-filter transfer function.
It is now necessary to formulate the CT state-space matrix, which we will use in dynamic range scaling by (3) to ensure the stability of the system. We can obtain the scaling matrix S 1 from unscaled CT behavioral simulation, 
where y 1max , y 2max , y 3max are desired values of the integrator output swings, and y 1 , y 2 , y 3 are the values obtained from the behavioral simulation. We can identify the following advantages in the proposed design flow: First, there is only one DT-to-CT conversion. Second, it is capable to perform ELD compensation of the loop-filter in the s-domain. It allows the designer to build behavioral models of non-idealities in the CTDSM. Third, this method of dynamic range scaling can potentially be applied to any CTDSM architecture.
IV. BEHAVIORAL MODELING
At the behavioral modeling stage, we deal with the issues in terms of stability, power consumption and area, which result from a particular DSM structure. To solve these problems, many papers suggest different approaches of DSM architecture: The architecture with a feedforward ELD compensation path by residual signal can allow the specification of the feedback DAC to be relaxed [10] . A mixed CT/DT 2-1 cascaded DSM architecture is proposed to achieve both high-speed operation and stability [11] . A DSM with a semi-digital FIR filter in the feedback DAC is proposed to overcome the linearity of the feedback DAC [12] . These architectures consider the ELD effect and make a precaution in the loop-filter. Figure 10 shows the feedforward CTDSM (FF-CTDSM) topology [13] , in which the function of the active adder is merged with that of the last integrator. This integrator now requires a wider gain-bandwidth (GBW) and uses more power than the previous last integrator. Nevertheless, the total power is reduced. We add the direct ELD compensation path, which is described in Section III, in front of the last integrator. We use this topology to verify the effect of non-idealities on CTDSM. The coefficients of CTDSM are generated and mapped by the proposed high-level procedure. This topology is 3 rd order 9-level CTDSM with OSR 32. We include non-ideal blocks in the DSM behavioral model, which allows us to estimate the effect of non-idealities and determine the marginal budget required to achieve the designed performance of the DSM. The main nonidealities of a CTDSM are as follows:
1) DAC shaping 2) Clock jitter in the current DAC 3) Op-amp non-idealities (finite GBW, finite slew-rate, and saturation levels in each integrator) 4) DAC mismatch and variation of RC values 5) Offset of the first integrator by the data weighted averaging (DWA) data pattern.
We will now look how these non-idealities are modeled. The effect of each model on overall performance is evaluated in the frequency domain by the fast Fourier transformation (FFT) of output samples.
DAC Shaping
The CTDSM coefficients are changed by the start-time, duration and shaping of the DAC waveform. Figure 11 shows three Simulink models used to shape DAC waveforms which have been mentioned frequently in recent papers. NRZ and return-to-zero (RZ) DACs are easily implemented. A switched-capacitor resistor (SCR) DAC is relatively insensitive to clock jitter. The three models allow the start time of the DAC waveform to be varied by a delay block. The delay is much shorter than the sampling clock period and has the same effect to ELD on the data and clock signals. The shorter time duration of delay block increases the simulation time.
Using NRZ DAC modeling in behavioral structure, figure 12 shows the effectiveness of the ELD compensation technique by comparison between (a) CTDSM without ELD compensation and (b) CTDSM with ELD compensation performed on s-domain.
Clock Jitter
Clock jitter is the dominant noise source in a CTDSM. Switching operation in the current DAC randomly moves the edges of the sampling clock waveform, modulating the pulse-width of its output, which makes the virtual ground node at the integrator unstable. The error in the integrated charge is proportional to the jitter Δt[n], and appears as pulse-width sampling noise in the ADC. The sampling error ε jitter [n] depends on the edge-shaping of the output of the current DAC. In a NRZ DAC, the pulsewidth jitter [14] is given by
where T s is the sampling clock period, and y[n] is the NRZ signal which is fed back into the first integrator that corresponds to the n th clock cycles. Figure 13 shows how the errors caused by clock jitter can be modeled as a pulse-width amplitude error in each every clock cycle. This technique does not require the simulation time-step to be shorter than jitter period. It helps to avoid excessive simulation time. In the jitter model, random noise is conveniently generated as a Gaussian with a standard deviation of unity. This clock jitter model is placed after the model of the feedback DAC. It changes the amplitude of the feedback signal. Figure 14 shows how clock jitter affects the in-band noise (IBN). Increasing the clock jitter by a factor of 10 increases the IBN by 20 dB/dec. Our simulation of IBN produces similar results to those reported by previous publications [5, 15] .
Integrator Non-idealities
The limitation of an op-amp include finite GBW and slew-rate, an output level at which the integrator saturates, and nonlinearity of output swing, leading to harmonic distortion (HD). Op-amp's devices also produce thermal and flicker noise. Figure 15 is a schematic of an active RC-integrator. If the transfer function of its op-amp is A(s), then the integrator transfer function (ITF) can be expressed as follows [16] : 
K DAC is the scaling coefficient of the DAC, and K i f s is the scaling coefficient of the first integrator, which is proportional to the sampling frequency. The ITF is distorted by the active RC value and A(s). If A(s) has a single pole, then the ITF becomes the product of the amplifier transfer function and the ideal ITF. The poles of the loop-filter transfer function become the zeros of the NTF, which are all moved away from DC, reducing the in-band quantization noise and modifying the noiseshaping of the NTF. This non-ideality is called leaky integration, and it is the primary factor to be considered in assigning a power budget. The finite slew-rate of the integrator limits the current into the integrating capacitance, so that it is incompletely charged. This causes a settling error at the end of each clock cycle, leading to HD and a raising of the noise floor: this is the dominant source of oscillation in the loop-filter. Saturation of the output swing range is related to the scaling that takes place in the modulator. This nonideality, called clipping, limits the output of the integrator, even if there is a large input signal incoming into the loop-filter. This factor also generates distortion tones and white noise. However, these effects can be overcome by marginal scaling.
The integrator which we have been discussing, is modeled by the block shown in figure 16 . The separation of the op-amp transfer function and the active RC transfer function from the ITF gives the designer more choice in specifying the op-amp. The total thermal noise of the active components can be aggregated into a noise power spectral density, and HD tones are expressed as a Volterra-series expansion. This model brings us close to the performance of a real circuit, but it still does not account for the effect of a specific technology and layout. We will consider these effects during Verilog-A modeling. Figure 17 (a) shows the slew-rate of an integrator versus IBN. The slew-rate is normalized by dividing it by the product of V in and F s , where V in is maximum stable amplitude of input voltage, and F s is the sampling clock frequency. A high normalized slew-rate means that more power is consumed by the CTDSM. However, our simulation shows that a normalized slew-rate below 0.5 causes the oscillation in loop-filter, whereas the normalized slew-rate above 0.5 does not affect the IBN. Figure 17(b) shows IBN against the normalized GBW, which is GBW divided by the sampling clock frequency. As normalized GBW is reduced, power consumption drops but IBN dramatically increases. Slew-rate and GBW are main determinants of power consumption that can be modified during schematic design, in a trade-off with IBN.
DAC Mismatch and Variation of RC values
In a multi-bit quantizer, the feedback signal from the current DAC to the first integrator is the sum of currents from several unit-current cells. When the currents from these cells are different, a current mismatch occurs. This can be related to the process variation, topology and size of the DAC. A current mismatch reduces the linearity of the current DAC, raising the peak values of the second and third HD tones, and bringing up the noise floor. A current mismatch can be reduced by DWA, which is a type of dynamic element matching (DEM) algorithm that equalizes the usage of unit-current cells. This is effective in reducing the HD tones, and it also enhances the signalto-noise distortion ratio (SNDR) shown in Table 1 .
The variation of RC values changes the coefficients of the loop-filter, moving poles and zeroes, and hence modifying NTF shaping. In most CMOS technologies, the values of resistors can vary by ±30%. Figure 18 shows how modulator performance is degraded by variation of RC values, normalized to the sampling frequency. Normalized RC values below 0.8 make the system unstable, but values above 1 reduce the capability of the loop-filter to suppress IBN. A CTDSM needs an auto calibration circuit to compensate for these variations. The calibration circuit uses extra resistors or extra capacitances to compensate the changes in RC values.
Offset of the 1 st Integrator by the DWA Pattern
The offset of the first integrator is generated from the switching activity of the current DAC. It is hard to represent the offset in a behavioral model, so we use the Verilog-A modeling to estimate this effect. The occurrence of the offset of the first integrator is shown in figure 19 [17] . A CTDSM usually uses a differential input integrator. So uneven data come into differential input. It changes the charges ΔQ p and ΔQ n that are injected into the parasitic capacitance C p . Error in ΔQ p and ΔQ n produces an offset V off at the input of the first integrator, with a magnitude which depends on the DWA data pattern. Figure 20 shows the data pattern produced by the DWA algorithm. The white boxes correspond to unit current cells (0=off, 1=on) ; blue boxes indicates that it changes the state of the unit current cell. Boxes outlined in red correspond to the starting point of unit current cells which are turned on. The number of unit current cell which are turned on is determined by the input amplitude. Changing the state means the switching activity occured in the unit current cell. The amount of switching activity determines the error charge in the parasitic capacitance. The variation in error charge goes through two cycle during each cycle of the input signal, generating the second HD tones. Table 2 shows the effect of parasitic capacitance on the SNDR, implying that considerable care is needed in the layout of the current DAC.
V. CONCLUSION
We describe a methodology for the high-level simulation of the design of a CTDSM. We discuss ELD compensation for CTDSM and suggest an approach to behavioral simulation, which is suitable for any topology of CTDSM. We show how to model non-ideal effects within such a simulation by means of MATLAB Simulink blocks, which can help a designer to meet the circuit specification. These models are composed of mathematical components. We expect that the proposed techniques will make it quicker to design a CTDSM. Some forms of non-ideality have mechanisms which are too complicated to be modeled accurately, and we show how to use a Verilog-A model to mimic such circuit-level non-idealities. 
